Pre-layout Physical Connectivity Prediction with Applications in Clustering, Placement and Logic Synthesis

نویسندگان

  • Qinghua Liu
  • Malgorzata Marek-Sadowska
  • Chuck Alpert
چکیده

In this paper, we introduce a structural metric, logic contraction, for pre-layout physical connectivity prediction. For a given set of nodes forming a cluster in a netlist, we can predict their proximity in the final layout. We demonstrate experimentally a very good correlation of our pre-layout measure with the post layout physical distances between those nodes. We show an application of the logic contraction to circuit clustering. We compare our SeedGrowth clustering algorithm with the existing efficient clustering techniques such as Edge-Coarsening [1][12], First-Choice [13] and Peak-Clustering [11]. We apply our clustering technique to speed up a placement tool and sketch out our ideas on how to use it in technology mapping. Experimental results demonstrate the effectiveness of our new clustering method.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Accurate Prediction of Physical Design Characteristics for I Random Logic

In this paper, we present an accurate model for prediction of physical desi n characteristics, such as interconnection lengths a n f layout areas, for standard cell layouts. This model produces accurate shape constraint functions (height versus width of the layout over a range of aspect ratios) by considering the lo ic design specification, the physical design process a n f the physical impleme...

متن کامل

Layout Driven Logic Restructuring/Decomposition

As feature sizes decrease and chip sizes increase, the area and performance of chips become dominated by the interconnect. In spite of this trend, most existing synthesis systems relegate the interconnect optimization to physical design. Physical design is, however, too far down in the design pipeline to meet the performance specifications by itself. Therefore, it is necessary for synthesis too...

متن کامل

Cycle time optimization by timing driven placement with simultaneous netlist transformations

We present new concepts to integrate logic synthesis and physical design. Our methodology uses general Boolean transformations as known from technology-independent synthesis, and a recursive bi-partitioning placement algorithm. In each partitioning step, the precision of the layout data increases. This allows effective guidance of the logic synthesis operations for cycle time optimization. An a...

متن کامل

An Integrated Placement and Synthesis Approach for Timing Closure of PowerPC Microprocessors

Power Compiler: A Gate-Level Power Optimization and Synthesis System p. 74 Elastic History Buffer: A Low-Cost Method to Improve Branch Prediction Accuracy p. 82 Design Optimization for High-Speed Per-address Two-level Branch Predictors p. 88 PA-8000: A Case Study of Static and Dynamic Branch Prediction p. 97 Discrete Drive Selection for Continuous Sizing p. 110 Continuous Retiming: Algorithms a...

متن کامل

On whitespace and stability in physical synthesis

In the context of physical synthesis, large-scale standard-cell placement algorithms must facilitate incremental changes to layout, both local and global. In particular, flexible gate sizing, net buffering and detail placement require a certain amount of unused space in every region of the die. The need for “local” whitespace is further emphasized by temperature and power-density limits as well...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005